On mismatch in the deep sub-micron era-from physics to circuits by Rasit Onur Topaloglu & Alex Orailoglu
1 C-4 
On Mismatch in the Deep Sub-Micron Era - from Physics to Circuits* 
Rasit Onur Topaloglu and Alex Orailoglu 
University of California at San Diego 
Computer Science and Engineering Department 
La Jolla, CA 92093 
{rtopalog, alex} @cse.ucsd.edu 
Ahstract- Rapid decrease in feature sizes has increasingly ac- 
centuated the importance of matching between transistors. Deep 
submicron designs will further emphasize the need to focus on the 
effects of mismatch. Furthermore, increased efforts on high level 
analog device modeling will necessitate accompanying mismatch 
simulation and measurement methods. The deep sub-micron era 
forces circuit designers to learn more about the physim and the 
technology of transistors, This study intraduces a method and as- 
sists circuit designers in including this method in their traditional 
design flow of circuits. By proposing a solution to the problem of 
building a modeling bridge between transistor mismatch and cir- 
cuit response to it, we hope to enable designers to incorporate low 
level mismatch information in their higher level design. 
I. INTRODUCTION 
In the real world, it is hard to match two objects exactly. This 
is a well known fact for people working in the manufacturing 
industry. Most of the time, objects are manufactured within cer- 
tain accuracy tolerances. The same situation can he attributed to 
the manufacture of transistors. But for transistors, matching be- 
comes highly crucial, as opposed to, say the matching between 
the sizes of two circuit packages. Due to its special condition, 
matching in transistors deserves a deeper understanding. Even 
if we had modelled mismatch between two transistors, without 
having a relationship defining how the circuit works under mis- 
match hetween these two transistors, the resultant model would 
essentially prove useless. Incorporating the effects of mismatch 
on the properties of a circuit and building a modeling bridge be- 
tween the mismatch in two transistors to influents causing this 
mismatch are crucial problems that need to he addressed. 
Appropriate handling of mismatch necessitates a precise def- 
inition. Mismatch is intricately tied to the issue of process vari- 
ations. Process variation is the deviation of process parameters 
from their nominal values. Mismatch is caused by the combined 
effects of global, local and random variations, minus the amount 
that affects both transistors in question equally. Process varia- 
tions can affect all the transistors equally without any mismatch 
in transistor pairs by setting the complete set of nominal values 
to new ones in a circuit. However, i t  is highly unlikely that all 
the transistors will he affected equally, even if they had been 
designed to he precisely equal in terms of dimensions and op- 
erating points. This can largely he attributed to the increased 
effect of random variations in deep sub-micron circuits. In a cir- 
cuit, variations will follow a distribution, typically quite close to 
a Gaussian distribution. 
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Previous modeling approaches for mismatch are insufficient 
in addressing the needs of the deep submicron era. A typical 
source of error in current mismatch models stems from distribut- 
ing mismatch between two transistors equally, whereby the pa- 
rameter of one transistor is increased above its nominal value and 
the same parameter of the other transistor is decreased equally in 
absolute terms from its nominal value [ 5 ] .  This may provide in- 
correct results, as the values of the parameters of both transistors 
may he below their nominal values as opposed to one parameter 
being below and the other one being above the nominal value. 
Iterative modifications to hand-design, which necessitate intu- 
ition and textbook based formulas, bring forth the necessity for 
more simulations. With a suboptimal hand-design, one ends up 
sitting in front of a computer trying to optimize the circuit for 
considerable periods of time. A method apparently is needed 
which can he applied during a hand-design stage to reduce the 
number of cycles between the simulator and manual design. 
Effects of mismatch have heen observed in the transistor level 
only. Yet intuitively, a comprehension of the effects of mismatch 
to circuit sub-blocks and circuits is highly desirable. To avoid 
errors, various parameter values and corresponding distributions 
between p-type and n-type transistors should he paid attention 
to, as we strive to do in this study. 
Having even approximate formulas for circuit design is quite 
valuable. Most of the time, these formulas are used instead of 
simulators, especially for analog design. Research is needed to 
establish a way to transfer the analogous convenience and design 
speedup to mismatch analysis. We designate such an approach 
as a hand-calculation method for mismatch and suggest that it 
avoids the expenditure of unnecessary hours trying to optimize 
the circuit using simulation outputs only, as the proposed method 
provides a significant design speedup right upfront. 
We hypothesize that in the next few years, there will ensue a 
shift towards the use of statistical transistor models in simula- 
tors. Increased computer speeds will help complete these sta- 
tistical simulations rapidly. The gap hetween netlist and circuit 
schematics should he dealt with by indicating the pair of tran- 
sistors that can he involved in mismatch. Monte Carlo Anal- 
ysis (MCA) based simulation techniques presented in this pa- 
per will he of paramount importance in helping to achieve the 
transition from current simulators to next generation ones. With 
the approaches presented, analog behavioral modeling of circuit 
blocks for mismatch can he performed the consequent models 
can he used in an HDL like Verilog-A. Helping speed up simula- 
tions, the proposed method can also help the testing of mismatch 
for a particular circuit block. The use of probability distribu- 
tion functions (pdf) will help fast and efficient analog behavioral 
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modeling for mismatch with current CAD tools. Improvements 
to the circuit block can he translated to its behavioral mismatch 
model and resimulated, thus helping engender mismatch mod- 
elled circuit libraries. 
11. PREVIOUS WORK ON MISMATCH 
Circuit designers have been trying to deal with mismatch for 
decades. The first approaches were in the form of circuit opti- 
mization. These kinds of studies are circuit specific and are not 
easily generalizable [61. Such approaches by themselves are no 
longer adequate in preventing mismatch, since most of the time, 
process variation effects are compensated in these optimizations 
instead of mismatch. An altemative approach for dealing with 
mismatch consists of layout optimizations. Being able to com- 
pensate for local variations, this technique is of limited relevance 
to the problem of random variations. This technique has its lim- 
its, too, as layout Optimizations may consume significant time; 
furthermore, targeting the challenging problem of balancing the 
interconnect between the two transistors for which mismatch 
compensation is targeted, remains still outstanding. Addition- 
ally, layout optimizations suffer from the restriction to linear op- 
timizations as transistors have rectangular shapes, whereas pa- 
rameter distributions have non-linear distributions. 
In addition to designing circuits to accommodate mismatch, 
modeling mismatch has also attracted attention. Mismatch has 
initially been attributed to electrical or empirical parameters 
[11,[51,[7],[8]. This approach though has introduced significant 
levels of error as Taylor series have been used with only first or- 
der, i.e. linear, terms to define the relationships between circuit 
parameters. 
A second generation of work in the literature has approached 
the problem in terms of BSIM parameters [21,[31. The Princi- 
pal Component Analysis (PCA) technique has been used to at- 
tribute a weight to all parameters [9]. These weights represent 
essentially a model of the degree of influence to mismatch on 
each parameter. Unfortunately, PCA does not incorporate a con- 
sideration of the possible dependence between SPICE parame- 
ters. BSIM has quite a number of empirical parameters, most 
of which are determined by parameter extraction. The mean- 
ing of assigning a weight to a parameter that itself is found by 
using a parameter extraction method is arguable. Also, corre- 
lations between each parameter need to he measured in PCA. 
However, the correlation coefficient is, by definition, a linear re- 
lationship with no non-linear content in it, hence causing inac- 
curacies. Non-linear PCA has also been researched and applied 
in signal processing research [lo]. This approach has not been 
applied to mismatch yet. But even this possible augmentation 
of the PCA approach will still exhibit important challenges, pri- 
marily due to the inaccuracy caused by the application of this 
method to extracted parameters. 
The establishment of the defining relationships between mis- 
match and its influents remains largely an open problem. An 
initial step in this direction has been undertaken in [4] with mis- 
match attributed to physical parameters. The work mentioned in 
this paper targets the same research space. 
~ i g .  1. Target Parameter Vth with source parameter NSUB 
A. Terminology and Methods 
Correctly simulating mismatch is of high importance in cir- 
cuits, Wrong simulation methods will result in unnecessary op- 
timizations to the circuit, increasing design time, and even pos- 
sibly causing a failing circuit. Designers have been using MCA 
in order to observe the effects of mismatch. More runs will give 
better histograms, as the distributions to parameters are scanned 
more evenly. The smoother the histogram, the closer an approxi- 
mation to the probability distribution function (pdn for the target 
parameter is attained. 
Selecting which parameters to assign distributions to is crucial 
in MCA. The relation of parameters to each other is very impor- 
tant in making these assignments. Obviously, we need to assign 
the distributions to parameters which are independent. Interest- 
ingly, many designers fall victim to the fallacy of assigning dis- 
tributions to parameters that are not independent hut correlated. 
Yet in the deep sub-micron era, this kind of an approach can 
he tolerated no longer, as circuits are designed with very strict 
operating regions. Independence between two or more parame- 
ters implies that these parameters are not all a function of some 
common parameter. If, instead, dependent parameters are as- 
signed distributions in MCA, we will end up with results that are 
incorrect. An independent assignment to correlated parameters 
produces an estimate that is more pessimistic than a "worst-case 
analysis", as points in the result space of a worst-case analysis 
should by definition be at least attainable. 
In order to select which parameters are going to be assigned 
the distributions, a solid understanding of the relationships be- 
tween these parameters is necessary. Connectiviv graphs are 
introduced to capture these relationships. Fig. 1 shows one ex- 
ample of such a graph. The relationships of a number of SPICE 
parameters are indicated in the figure. The parameter at the tip 
of an arrow is a, possibly non-linear, function of the parameter at 
the tail. In this graph, WO and PHI are both functions of NSUB. 
Vtk, on the other hand, is a function of W O  and PHI. This im- 
plies that in determining Vtk or any other parameter which is a 
function of WO and PHI, W O  and PHI can no longer be treated 
as independent. The parameters in the example are chosen as 
SPICE parameters. More generally, these could be circuit level 
parameters such as gm. Gain, I,, etc. We denote parameters 
like Vtk in the above example as the target parameters. The tar- 
get parameter is the one that is the output of an MCA. It can be 
III. SIMULATION AND MEASUREMENT METHODOLOGIES 
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Fig. 2. Targerpaameler Vth with source parameters T, NSUB, TOX. VM 
inferred from Fig. 1 that even if there is no direct m o w  between 
Vrh and NSUB, due to the remaining dependencies, Vfh can be 
expressed as a function of NSUB. Obtaining this new function is 
just a matter of substituting the formulas of NSUB and WO into 
the function of Vih. The new function is denoted f4 in the figure, 
with different numbers indicating distinct functions. 
Looked at from another perspective, the main idea of apply- 
ing MCA is to obtain a pdf for a high level target parameter. The 
obvious reason is that we do not have direct accurate formulas to 
calculate a target parameter using its constituents, necessitating 
an approximation of the pdf using MCA. High level in this con- 
text implies that the parameter in question is a circuit parameter 
rather than a SPICE parameter. Circuit parameters can be con- 
sidered to start with 1, at the lowest level. The gain of an am-. 
plifier, Common Mode Reject Ratio (CMRR) or Power Supply 
Reject Ratio of an OpAmp can be considered to be high level 
circuit parameters. Almost all the formulas used to find high 
level circuit parameters in circuit design are essentially good ap- 
proximations. They are often sufficient in providing us insight 
but fail consistently to deliver simulation accurate results. Simu- 
lation accuracy, however, hinges on the fact that simulations are 
performed using transistor level formulas, and these formulas 
are propagated through high level parameters using basic circuit 
rules. So in a way, a target parameter is being written as a func- 
tion of low level parameters. 
SPICE parameters have various dependencies between them. 
This stems from the fact that SPICE models exploit parameter 
fitting and extraction. A manufacturer provides SPICE parame- 
ter extraction and test results to the circuit designer in the form of 
modelcards for a particular technology. There exists a choice in 
selecting which parameters to extract, and which parameters to 
derive in terms of these while creating SPICE modelcards. This 
stems from the fact that SPICE parameters may either have a 
physical meaning or may just be a fitting parameter in a function. 
Basically, some parameters are not given in modelcards, but are 
calculated from the given ones'. In our case, this choice deter- 
mines the shape of our connectivity graph and defines which pa- 
rameters to use as sources in these graphs. For example, NSUB 
'This could result in a small deviation between the lwo mnsislar models. 
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Fig. 3. Target parameter Vlh with source p m c t e l s  NSS. T. PHI, NSUB, TOX 
can be considered a source parameter in Fig. 1. The reason 
that the designer has to make such a choice in assigning source 
parameters and building the connectivity graph stems from the 
fact that one has to use the supplied SPICE parameters in order 
to make an inference about mismatch, as these parameters are 
extracted over the lifespan of the corresponding technology. 
Fig. 2 shows another connectivity scenario. This time, W O  
is not calculated, but is given in the modelcard directly. This 
means that W O  is afifred parameter found by the extraction pro- 
cess, implying that it may be a fitting constant in some formula 
or that it may have been measured on a graph. In this figure, 
the level terminology is introduced denoting the hierarchy be- 
tween parameters. Level 0 parameters should be given special 
attention, as they are purely physical parameters, i.e., source pa- 
rameters according to our definition. Basically, parameters at a 
higher level will be functions of the ones at lower levels. W O  
does not have a direct physical meaning, so it is not included 
in Level 0 parameters, although it is a source parameter accord- 
ing to our definition. Not all source parameters are at Level 0 
though, since they may represent fitted SPICE parameters. 
Fig. 3 shows a connectivity scenario for an OpAmp. In this 
scenario, PHI has a physical meaning, but i t  is not included in 
Level 0 parameters. It is desirable to know the distributions of 
Level 0 parameters as it is best to assign these parameters inde- 
pendent distributions so as to determine the effects of mismatch 
at higher level parameters. Assigning a distribution to a source 
parameter that is not at Level 0 (such as PHI in the figure) will 
introduceerrors to the proposedanalysis. This is becauseparam- 
eters that are not at Level 0 are either fitted parameters or they 
are parameters that are calculated from other parameters in the 
graph. As a result, PHI is not assigned a distribution in Fig. 3. 
64 








s,y s;doxI SZV' S Z J 1  s;c- 272' 
SE; s;y= ssd;" s;:l s ; y  
-0.63 0.333 4.178 -0.04 0.10133 0.86 
0.648 -0.3466 0.178 0.0433 -0.010133 
I I I I 
Fig. 4. Current minor 
As can he noted, Vih is a common parameter in both connectivity 
graphs, while both have different source parameters and differ- 
ent dependencies. W and L in the formula of gm are considered 
to he Level 0 parameters as it is safe to assign distributions to 
them. CMRR and Rout are the target parameters. 
The flexibility of connectivity graphs derives from the fact that 
we can consider them piecewise, like taking the boundary cells 
connected to the target parameter with a single edge and the tar- 
get parameter apart. Assigning a precalculated distribution to 
the boundary cells directly will not cause correlation errors be- 
cause calculation of the distributions of boundary cells will he 
performed using the full connectivity graph. 
B. Application of the Simulation Method 
Fig. 4 shows the basic circuit that has been utilized in the liter- 
ature for mismatch modeling. MO is the reference transistor, and 
MI,  M2 and M3 are used to mirror the current flowing through 
MO. We will call each of MI,  M2 and M3 a dependent transistor. 
Furthermore, we will group a reference transistor and a depen- 
dent transistor during our mismatch analysis. In this circuit, the 
effects of mismatch in the ID,  i.e. the drain current, constitute 
the main target; we therefore want to find the pdf of ID. Assum- 
ing an ideal reference, each drain current will have a probability 
distribution, If the transistors are identical, this distribution will 
he the same. It is interesting to find the same property, the pdf, 
between these branches when mismatch is actually causing a dif- 
ferent current to flow through them. Prior to this study, mismatch 
was assumed to he occurring equally separated between the pa- 
rameters of two transistors [ 5 ] .  This assumption has tempted the 
model developers to distribute mismatch generating parameter 
variances equally between each transistor, i.e., the dependent and 
the reference ones here. However, it is overlooked that the corre- 
sponding parameters in this transistor pair could both rise above 
their nominal values, yet he equal. This situation can happen due 
to process variations. Distribution of mismatch independently to 
each transistor introduced in this study avoids such a fallacy. 
The idea of representing target parameters as pdf's allows us 
to treat the pdf as a signal, hence giving us the ability to carry this 
mismatch information between circuit suh-hlocks as if it were 
an ordinary signal, such as current. This idea is proposed to 
constitute a bridge between mismatch modeling and high level 
analog CAD design approaches. Mismatch and high level design 
ideas should he combined to speed the analog design process so 
that it can cope with digital design speed and technology. 
In Fig. 4, mismatch information is supplied as input to the 
dotted squares. These dotted squares, here containing a resis- 
tor, can he any circuit block. The target parameter, current, in 
the current mirror suhlock, becomes a source to another block. 
By this approach, the mismatch information is comnnicated 
between blocks, reaching the circuit 6utput at the end. 
We have stated that simulations are accurate since they are 
performed using lowest level parameters. A similar approach 
can be exploited to simulate or model mismatch. In Table I, we 
have found sensitivities of our target parameter for the circuit in 
Fig. 4 to each source parameter in its connectivity graph. Sensi- 
tivity of a parameter a to a parameter @ is defined as S; =$. t .  
The meaning of sensitivity is defined as the amount of change in 
parameter a, divided by the amount of change in parameter @. 
Observation of the table reveals that the sensitivities of id2, the 
drain current of the dependent transistor, may have different sen- 
sitivities for the same parameter pertaining to each transistor. In 
previous studies, same sensitivity was assumed to occur for the 
transistors on which we analyse the mismatch. This has been 
causing errors as mentioned previously [4]. 
This table, as well as all other simulation results in this paper 
are obtained by running HSPICE simulations for a 0 . 1 8 ~  tech- 
nology. The BSIM3 model is used for transistors. To determine 
the table entries, relevant parameters are swept, and the target 
parameter is plotted in terms of the sweep parameter. Other pa- 
rameters are held at their nominal values. The sensitivity can 
be measured directly from the output. It is observed that these 
graphs are highly linear in the region of interest, enabling a small 
signal approximation. As the swept parameters are independent 
of each other since they are source parameters in our connec- 
tivity graphs, superposition principles apply in calculating the 
target parameter. This is a very advantageous property of the 
sensitivity function, which we will further refer to. 
Sensitivities of the target parameter to parameters in the de- 
pendent and the reference transistor display opposite signs. This 
implies that, if a process variation causes an increase in the same 
parameter in both transistors, this will have a compensating ef- 
fect at the target parameter. Whenever the same parameter in 
both transistors changes in different directions, the mismatch 
effect will he at its maximum. These signs can he reasoned 
from Equation ( I )  which identifies the condition for matching 
in a current mirro?. As these measurements are performed us- 
ing BSIM3 parameters by relating a high level parameter to low 
level independent parameters directly, the results promise to be 
highly accurate. 
The accuracy can be observed in Fig. 5 .  This figure is a com- 
parison of MCA and the method proposed above. Instead of 
using a histogram for the MCA results, bin averages are plotted 
to obtain a smoother graph than a histogram. This is attained 
by using a normalization over 1. To obtain the result in the fig- 
'We remind the reader that PHI in SPICE corresponds Io 29 in Equation ( I ) .  
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ure, a 300pA reference current is applied to the circuit through 
the drain of MO. Transistor lengths are chosen to be the mini- 
mum allowed by the technology. The widths are chosen to be 
0.54pm. Sensitivities given in Table I are multiplied with the 
associated percentage changes in the source parameters sepa- 
rately and added to end up with the percentage change for the 
target parameter. To determine the source percentage changes, 
standard deviations assigned to them in the MCA are divided 
by their means. The result is multiplied by the mean of the tar- 
get parameter to change the percentage into standard deviation. 
While plotting the Gaussian curve, the nominal current is used 
for the mean and the standard deviation is computed using the 
sum found above. The mean is guaranteed by converting the 
means of source parameters to percentage changes. The error is 
analyzed by summing each bin error and found to be on the order 
of 0.1%. This is obtained by using the results of a 10000 point 
MCA. If a more accurate MCA is run, this error may even de- 
crease further as MCA will give smoother histograms with more 
cycles. 
IV. SIMULATION RESULTS 
A. Application of the Hand-Calculation Method 
Having thus obtained an accurate way of finding the pdf of the 
target parameter, we also need a hand-calculation method for es- 
timating the effects of mismatch on the target parameter. For this 
estimate, we rely on the connectivity graphs. If we want to write 
the target parameter in terms of source parameters, then the for- 
mula we end up with would be too inordinate to work on. We 
could not even take its derivative easily. To overcome this prob- 
lem, we use the sensitivity function. Considering Fig. 3 again, in 
determining S,&B, we can instead use the sensitivities SF& 
and SFgr directly. Here, VT and Vth are used interchangeably. 
In order to incorporate the sensitivity information of these inter- 
mediate parameters in the connectivity graph to source parame- 
ters, we have used the sensitivities SF;!, SKfhB and Sx!&. 
SF:? is involved because VTO is a function of PHI. It may not 
be apparent from this simple example, but only sensitivities of 
nodes that have a direct arrow to each node are needed. As a 
result, S&B is given by Equation (2). In fact, this result con- 
stitutes a very good approximation. It is a better approximation 
than using correlation coefficients because of the versatility of 
the sensitivity function. As we can form a connectivity graph for 
any level SPICE parameter, we can use connectivity graphs and 
the accompanying methods for any technology. 
We have confirmed the applicability of propagating the per- 
centage change in our source parameters using the sensitivity 
relationships between directly connected nodes in our connec- 
tivity graphs towards the target parameter by an example. As- 
suming the scenario in Fig. 6 for our modelcard, the equations 
between nodes are given by formulas in Equations (3), (4). and 
(5). Here, W O  is a fitted parameter and we therefore avoid the 
assignment of a distribution to it. In order to relate Vih to NSUB, 
we could substitute Equations (3) and (4) into the equation for 
Vth and end up having a function that does not include these 
two parameters. As explained above, we can write the relation 
of sensitivities as in Equation (6) this time. Using these func- 
tions, sensitivities are evaluated mathematically. The function 
that directly gives Vth in terms of NSUB is also directly used to 
calculate SgZuB. The formula pair resulting from using Equa- 
tion (6) and the direct calculation is identified. Plugging in the 
variables in these formulas with parameters given or calculated 
from the BSIM3 modelcard provides results of 0.0504554 and 
0.047861 1 for evaluation using the connectivity graph and di- 
rect evaluation, respectively. The consequent 5.14% error is low 
in comparison to the error caused by the inaccuracy of the text- 
book circuit design formulas. We have made it possible to con- 
vey the sensitivity of source parameters to high level circuit pa- 
rameters without having to write the target parameter in terms of 
source parameters only. We can find formulas for the four sen- 
sitivities involved in Equation (6), evaluate them, and use these 
four values in Equation (6) directly. 
2 k t log( *) 
p h i f  = 
P 





vt  = gamma (- & + d-) + "to ( 5 )  
B. Application of pdf Propagation Using Simulation Method 
In 'Fig. 7, a differential gain stage is shown when it is used in 
the first stage of an OpAmp. As seen in the figure, this differ- 
ential amplifier is biased with a current mirror. It can be easily 
inferred that the dotted box in Fig. 4 is replaced now with the 
differential amplifier sub-block. We see that mismatch in the 
current is given as a pdf input to the dotted area. Identifying the 
transistor pairs that may have mismatch as gl for MI  and M2, 
g2 for M3 and M4 and g3 for M5 and M6, we have run simu- 
lations individually activating each mismatch group, then com- 
bining them and running simulations again. In doing this, each 
transistor independently is assigned its version of the SPICE pa- 
rameters and is assigned independent distributions for its source 
parameters. Doing this ensures that random effects of mismatch 
are correctly simulated. An MCA with 10000 cycles is run. 
To reduce visualization complexity, AC analysis results between 
lMhz and lGHz are plotted in Fig. 8 for a 100 point MCA with 
the same conditions preserved. The lines closely spaced in the 
figure indicate that the distribution has a peak in this region. 
In our simulations for the 3.3V differential amplifier, all tran- 
sistors are chosen to have L as 0.18pm. MI and M2 have widths 
of 3.6pm while the remaining transistors have half of this. TOX, 
XJ, NCH, UO, W and L are chosen as source parameters. A 
66 
Authorized licensed use limited to: ADVANCED MICRO DEVICES. Downloaded on September 11, 2009 at 19:51 from IEEE Xplore.  Restrictions apply. 
1 C-4 
~ ..................... .......... 
vp=~"--,<.<w.=T=, 
Fig, 8, MCA for Ac gain of the differential amplifier, groups g l ,  
g2 and g3 m all activated - Gain vs. Frequency 
Fig. 9. Histogram for AC gain at 125 Mhe 
with mismatch in g l  
Fig. IO. Histogram for AC gain at I25 Mhz 
with mismatch in all p u p s  
program that takes MCA outputs and samples them at a sin- 
gle frequency is written. AC response is sampled at 125Mhz. 
The results are plotted as a histogram which has 100 bins for 
the loo00 cycle MCA. First, only group gl is activated, imply- 
ing that the differential amplifier module is assumed to have no 
mismatch in its transistors. The results are shown in Fig. 9. 
Then, groups g2 and g3 are assumed to have mismatch and the 
corresponding MC AC simulations are performed. A histogram 
of essentially similar shape as Fig. I O  is attained. Comparing 
these two simulations, groups g2 and g3 are observed to cause a 
wider spread in the gain; furthermore, the hell-shaped output is 
no longer present. These distributions, while occasionally mak- 
ing the target parameter safer within its design margins, most of 
the time have a deteriorating effect. As circuits and circuit sub- 
blocks are assigned certain circuit level parameter limits, such as 
'gain shouldexceed IO', or 'bandwidth should exceed 120MHz; 
random effects and process variations most of the time make the 
circuit block drop below these limits. Predicting the distribution 
of these circuit parameters even before simulation, using hand 
calculations through connectivity graphs, will decrease analog 
design time and increase efficiency. In Fig. IO, all groups are 
assumed to have mismatch. In this case, apparently, g2 and g3 
together have dominated the shape of the distribution for the gain 
as opposed to g l ,  as it is mentioned above that g2 and g3 have a 
similar shaped distribution. 
v. SUMMARY AND CONCLUSION 
This paper discusses the random effects involved in mismatch 
and presents test and simulation techniques. Connectivity graphs 
and their efficiency for accurate calculations are introduced. A 
methodology to convey mismatch information at transistor level 
to high level circuit design parameters is presented. l k o  ap- 
proaches, one a hand-calculation method and the other a simula- 
tion based method for mismatch prediction of high level circuit 
parameters, are presented whereby the conventional circuit de- 
sign approaches are strictly adhered to. A new viewpoint for 
mismatch is given by treating transistors separately in a group. 
The idea of conveying mismatch information between circuit 
blocks as a pdf signal is introduced. Test and measurement tech- 
niques are outlined for accurately measuring or simulating the 
effects of mismatch. 
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